

PAT-NO: JP401176119A
DOCUMENT-IDENTIFIER: JP 01176119 A
TITLE: PARALLEL A/D CONVERTER
PUBN-DATE: July 12, 1989

INVENTOR-INFORMATION:
NAME MURAKAMI, HIDEAKI

ASSIGNEE-INFORMATION:
NAME RICOH CO LTD COUNTRY N/A
APPL-NO: JP62336545
APPL-DATE: December 29, 1987

INT-CL (IPC): H03M001/36
US-CL-CURRENT: 341/126

ABSTRACT:

PURPOSE: To reduce the power consumption in case of switching the resolution optionally by setting the resolution such that a switch at a node corresponding to a required digit number is turned on, other switches are turned off and all comparators at a higher potential than that of the node are turned off.

CONSTITUTION: In case of desiring, e.g., a 7-bit resolution, a switch $S_{<SB>7</SB>}$ is turned on via a bit number changeover controller C, other switches are turned off and comparators A at higher potential than that of the comparator 127 are all turned off. Similarly, in case of desiring a 6-bit resolution, a switch $S_{<SB>6</SB>}$ is turned on via a bit number changeover controller C, other switches are turned off and comparators A at higher potential than that of the comparator 63 are all turned off. Thus, a bit number smaller than the bit number at the maximum resolution of an A/D converter constituted in this way can be set selectively by an external signal optionally and waste power consumption is avoided.

COPYRIGHT: (C)1989,JPO&Japio